Lightweight and Efficient Architecture for AES Algorithm based on FPGA

Abiy Tadesse Abebe

Abstract


Different platforms, such as resource limited devices and high-performance processors, are used in IoT networks, each with its own set of resource, performance, and security needs. It is critical to optimize existing standard cryptographic algorithms to meet the needs of today's networks, yet this is a difficult undertaking. In this paper, a compact and efficient architecture for the Advanced Encryption Standard (AES) is developed and implemented using several FPGA platforms, with the goal of addressing both restricted and high-performance platforms in IoT networks. To create compact and efficient AES based on FPGA, a hybrid optimization technique is applied. The implementation makes advantage of FPGA embedded resources such as BRAMs and DSP slices. To synthesize and implement it on the Xilinx Virtex-7 device, the Vivado HLS tool 2019.1 is utilized. Similarly, as devices older than the Xilinx 7-series platforms are not directly supported by Vivado HLS tool, Xilinx 14.5 ISE tool is used to synthesize and implement it. Smaller resources, such as 572 slices, 8 BRAMs, and 32 DSP slices, are used in comparison to the implementation outcomes found in literature. Additionally, improved throughput performance (112.399 Gbps) was achieved by satisfying the current work's optimization targets.

Keywords


AES, cryptography, FPGA based implementation, parallel pipelining

Full Text:

PDF

References


J. Daemen and V. Rijmen, The Design of Rijndael: AES - The Advanced Encryption Standard, In Information Security and Cryptography. springer, 2002.

D. McGrew, J. Viega, The Galois/Counter Mode of operation (GCM), Submission to NIST, May 2005.

H. Wu and B. Preneel, AEGIS: A Fast Authenticated Encryption Algorithm (v1. 1), Submission to CAESAR, 2016.

A. Tadesse and P.S. Kumar, Effective Implementations Techniques for FPGA Based AES Algorithm, 2016 KICS Korea and Ethiopia ICT International Conference, 2016.

PUB, NIST FIPS. 197. Specification for the advanced encryption standard (AES), 2001-11-26). ht-tp://csrc. nist. gov/publications/fips/fips197/fips-197. pdf 2001.

Y. Zhang, and X. Wang, Pipelined Implementation of AES encryption based on FPGA, In 2010 IEEE International Conference on Information Theory and Information Security, IEEE, 2010, 170-173.

K. Rahimunnisa, M. P. Zach, S. S. Kumar, J. Jayakumar, Architectural Optimization of AES Transformations and Key Expansion, International Journal on Cryptography and Information Security (IJCIS), 2(3), September 2012.

P. Rajasekar and H. Mangalam, Design and implementation of power and area optimized AES architecture on FPGA for IoT application, Circuit World, 2020.

S. Chen, W. Hu, Z. Li, High Performance Data Encryption with AES Implementation on FPGA, In 2019 IEEE 5th Intl Conference on Big Data Security on Cloud (BigDataSecurity), IEEE Intl Conference on High Performance and Smart Computing,(HPSC) and IEEE Intl Conference on Intelligent Data and Security (IDS), 149-153. IEEE, 2019.

C.J. Chang, C.W. Huang, H.Y. Tai, M.Y. Lin, and T.K. Hu, 8-bit AES FPGA implementation using block RAM, In IECON 2007-33rd Annual Conference of the IEEE Industrial Electronics Society, 2654-2659. IEEE, 2007.

X. Zhang and K. K. Parhi. High-Speed VLSI Architectures for the AES Algorithm, IEEE transactions on Very Large Scale Integration (VLSI) Systems, 12(9):957-967, 2004.

A. Rudra, P. K. Dubey, C. S. Jutla, V. Kumar, J. R. Rao, and P. Rohatgi, Efficient Rijndael encryption implementation with composite field arithmetic, In C¸ . K. Ko¸c, D. Naccache, and C. Paar, editors, Proceedings of the 3rdInternational Workshop on Cryptograpic Hardware and Embedded Systems (CHES), number 2162 in Lecture Notes in Computer Science, 171-184. Springer-Verlag, 2001.

F. Wu, L. Wang, J. Wan, A low cost and inner-round pipelined design of ECB-AES-256 crypto engine for Solid State Disk, In 2010 Fifth IEEE International Conference on Networking, Architecture, and Storage, IEEE, 485-491, 2010.

C. Arul Murugan, P. Karthigaikumar and Sridevi Sathya Priya, FPGA implementation of hardware architecture with AES encryptor using sub-pipelined S-box techniques for compact applications, Automatika, 61(4), 682-693, 2020.

F. X. Standaert, G. Rouvroy, J. J. Quisquater, and J. D. Legat, Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs, In International Workshop on Cryptographic Hardware and Embedded Systems-CHES, 334-350, Springer, Berlin, Heidelberg, 2003.

V. Fischer, and M. Drutarovský, Two methods of Rijndael implementation in reconfigurable hardware, In Proceedings of the Conference on Cryptographic Hardware and Embedded Systems (CHES’01). 2160, 77-92, Springer, Berlin, Heidelberg, 2001.

K. U. Jarvinen, M. T. Tommiska, and J. O. Skytta, A fully pipelined memoryless 17.8 Gbps AES-128 encryptor, In Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, 2003, 207–215.

A. Hodjat and I. Verbauwhede, Minimum area cost for a 30 to 70 Gb/s AES processor, In Proc. IEEE Comput. Soc. Annu. Symp., Lafayette, LA, Feb. 2004, 83–88.

C. P. Fan and J. K. Hwang, Implementations of high throughput sequential and fully pipelined AES processors on FPGA, In 2007 International Symposium on Intelligent Signal Processing and Communication Systems, 353-356, IEEE, November, 2007.

A. Hodjat and I. Verbauwhede, A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA, In 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 308-309, IEEE, 2004.

G. P. Saggese, A. Mazzeo, N. Mazzocca and A. G. Strollo, An FPGAbased performance analysis of the unrolling, tiling, and pipelining of the AES algorithm, In International Conference on Field Programmable Logic and Applications., 2003, 292-302, Springer, Berlin, Heidelberg, 2003.

S. Drimer, T. Güneysu, and C. Paar, C., DSPs, BRAMs, and a pinch of logic: Extended recipes for AES on FPGAs, ACM Transactions on Reconfigurable Technology and Systems (TRETS), ACM, 2010.

A.Q. Al-Khafaji, M.F. Al-Gailani and H.N. Abdullah, FPGA Design and Implementation of an AES Algorithm based on Iterative Looping Architecture, In 2019 IEEE 9th International Conference on Consumer Electronics (ICCE-Berlin), 1-5. IEEE, September 2019.

A. Soltani, S. Sharifian, An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA, Microprocess. Microsyst. 39(7), 480–493, 2015.

E.B. Kavun, N. Mentens, J. Vliegen and T. Yalçın, Efficient Utilization of DSPs and BRAMs Revisited: New AES-GCM Recipes on FPGAs, In 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig), 1-2. IEEE, December 2019.

L. Henzen and W. Fichtner, FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications, In 2010 Proceedings of ESSCIRC, IEEE, 202-205, 2010.

H. Zodpe, and A. Sapkal, An efficient AES implementation using FPGA with enhanced security features,Journal of King Saud University-Engineering Sciences, 32(2) 115-122, 2018.

S. Oukili, S. Bri, High throughput FPGA implementation of Advanced Encryption Standard algorithm, Telkomnika. 15(1), 494–503, 2017.

M. B. Chellam, R. Natarajan, AES Hardware Accelerator on FPGA with Improved Throughput and Resource Efficiency, Arabian Journal for Science and Engineering, 43(12), 6873-6890, 2018.

Al-Khafaji, A.Q., Al-Gailani, M.F. and Abdullah, H.N., FPGA Design and Implementation of an AES Algorithm based on Iterative Looping Architecture, In 2019 IEEE 9th International Conference on Consumer Electronics (ICCE-Berlin) 1-5. IEEE, 2019.

S. Oukili, S. Bri, Hardware implementation of AES algorithm with logic Sbox, Journal of Circuits, Systems and Computers. 26(9), 1750141, 2017.

S.S. Rekha and P. Saravanan, Low-Cost AES-128 implementation for edge devices in IoT applications, Journal of Circuits, Systems and Computers, 28(4) 1950062, 2019.

P. Rajasekar, and H. Mangalam, Design and implementation of power and area optimized AES architecture on FPGA for IoT application, Circuit World, 2020.

S. Chen, W. Hu, & Z. Li, High Performance Data Encryption with AES Implementation on FPGA, In 2019 IEEE 5th Intl Conference on Big Data Security on Cloud (BigDataSecurity), IEEE Intl Conference on High Performance and Smart Computing,(HPSC) and IEEE Intl Conference on Intelligent Data and Security (IDS), 149-153. IEEE, 2019.

Shengiian, L., Ximing, Y., Senzhan, J. and Yu, P., A fast hybrid data encryption for FPGA based edge computing, In 2019 14th IEEE International Conference on Electronic Measurement & Instruments (ICEMI) 1820-1827. IEEE, 2019.




DOI: http://dx.doi.org/10.34629/ipl.isel.i-ETC.96

Refbacks

  • There are currently no refbacks.


Copyright (c) 2022 Abiy Tadesse Abebe

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.